index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

SoC Randomness Authentication Signal processing algorithms Asynchronous Routing Sécurité Simulation Neural networks Costs Side-channel attacks SCA Transistors Reverse engineering Spin transfer torque Lightweight cryptography Power-constant logic Loop PUF Sensors Training Hardware Aging SCA Masking countermeasure Dynamic range Hardware security RSA Field programmable gate arrays FPGA Formal proof MRAM Writing DRAM Dual-rail with Precharge Logic DPL Energy consumption Estimation Mutual Information Analysis MIA Side-channel attacks Security Security services Linearity Convolution Magnetic tunneling Side-channel analysis Resistance OCaml Differential Power Analysis DPA Variance-based Power Attack VPA Side-Channel Analysis Field Programmable Gates Array FPGA Defect modeling Cryptography Electromagnetic Coq Reverse-engineering Reliability Differential power analysis DPA Process variation 3G mobile communication Protocols ASIC Receivers Intrusion detection Fault injection Countermeasure AES GSM Voltage STT-MRAM Elliptic curve cryptography TRNG Security and privacy Computational modeling Tunneling magnetoresistance Logic gates Image processing Machine learning Formal methods Masking PUF Robustness Side-Channel Analysis SCA FDSOI Magnetic tunnel junction Countermeasures Fault injection attack Random access memory Confusion coefficient Internet of Things Power demand Switches CRT Side-channel attack Side-Channel Attacks Application-specific VLSI designs Filtering Circuit faults Temperature sensors Steadiness CPA Information leakage

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations